Interested in this report?

Published: 20 March 2017

The Advanced CMOS Essentials (ACE) deliverable for DRAM chips comprises a concise analyst’s summary document highlighting observed critical dimensions and salient features supported by the following image folders:

  • Downstream product teardown
  • Package X-rays, top metal and poly die photographs, non-invasive optical photos of die features
  • SEM bevel through the logic region and DRAM
  • SEM cross section of the general device structure, BEOL (metals, dielectrics) and FEOL structures
  • Two or three TEM cross sections, orthogonal to the word and bit lines, and possibly active directions of DRAM array, showing the DRAM capacitor array , lower metals and dielectrics, transistor gates, isolation, and other FEOL features
The results of TEM-EDS analyses are included in the ACE summary document. The ACE deliverable provides timely competitive benchmarking information and enables cost-effective tracking of technical innovation across a breadth of competitors.

Report Description

This report presents an Advanced CMOS Essentials on the 20 nm process found in the SK Hynix H5AN8G8NAFR-UHC 8 Gb DDR4 SDRAM.

Recent OMR Reports

SCE-1710-802  |   Published: 14 May 2018
This project presents a Standard Cell Essentials analysis of the Apple A11 APL1W72 application processor, built in TSMC’s 10 nm high-k metal gate (HKMG) FinFET CMOS process. This analysis is focused on...
SCE-1710-801  |   Published: 14 May 2018
This project presents a Standard Cell Essentials analysis of the Apple A11 APL1W72 application processor, built in TSMC’s 10 nm high-k metal gate (HKMG) FinFET CMOS process. This analysis is focused on...
DEF-1803-805  |   Published: 11 May 2018
The Device Essentials deliverable for imaging devices includes a one page summary of observed device metrics and salient features. The summary is supported by the following unannotated image folders: ...