Apple A17 Pro SoC Small CPU
Design Analysis
Share This Post
Dig into this analysis of the standard cells comprising 70% of a target logic area in the the Apple A17 Pro CPU2 core, fabricated using FINFLEX methodology by TSMC in N3B process node. Standard cells schematics are extracted to determine routing efficiency, gate density, and global metal usage survey. GDSII files are generated from the extracted cells, providing insights into cell library benchmarking, routing, and design rules, DTCO strategy and layout/local routing strategy.
